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a b s t r a c t
The synchronous modeling paradigm provides strong correctness guarantees for
embedded system design while requiring minimal environmental assumptions. In most
related frameworks, global execution correctness is achieved by ensuring the insensitivity
of (logical) time in the program from (real) time in the environment. This property,
called endochrony or patience, can be statically checked, making it fast to ensure design
correctness. Unfortunately, it is not preserved by composition, which makes it difficult to
exploit with component-based design concepts in mind. Compositionality can be achieved
by weakening this objective, but at the cost of an exhaustive state-space exploration. This
raises a trade-off between performance and precision. Our aim is to balance it by proposing
a formal designmethodology that adheres to a weakened global design objective: the non-
blocking composition of weakly endochronous processes, while preserving local design
objectives for synchronous modules. This yields an effective and cost-efficient approach
to compositional synchronous modeling.
© 2010 Elsevier B.V. All rights reserved.
1. Introduction
The synchronous paradigm [5] provides strong guarantees about the correct execution of embedded software while
requiring minimal assumptions on their execution environment. In most synchronous formalisms, this is achieved by
locally verifying that computation (in the system and in the program) is insensitive to communication delays (from the
environment and from thenetwork), i.e., that a process or synchronousmodule is ‘‘patient’’ (in latency-insensitive design [7])
or ‘‘endochronous’’ (literally, ‘‘time is defined from inside’’ [12]) or a Kahn process (the output flow is a monotonic function
of the input stream, and the output clock a sample of the input clock, as in Lustre [8]).
Example. For instance, consider a filtering process that emits an event along the output signal x every time the value of its
input signal y changes. Each event is denoted by a time tag t1..4 and a value 0, 1.We notice that all output tags t2,4 are related
to the input tags t1..4. This means that process filter is not only deterministic: its output value is a function of its input value
at all times; but it also maintains an invariant timing relation between its input and its output: each output tag is a function
of the input tags and values at all times.
filter✲ ✲y x(t1, 1) (t2, 0) (t3, 0) (t4, 1) · · · (t2, 1) · · · (t4, 1) · · ·
Hence, we can say that process filter is patient (its local timing behavior is independent of external timing constraints) or
endochronous (it makes an internal sense of time) or a Kahn process (the output time and value are a function of the input
time and value).
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In data-flow synchronous formalisms [8,12], design is usually driven by this very same safety objective. Each individual
process must guarantee that its internal synchronization of computations and communications is independent of possible
external latency. However, endochrony or patience is not a compositional property: it is not preserved by synchronous
composition.
Example. Suppose we wish to build a system using this objective of endochrony in mind. We start by considering
elementary blocks, readers (left) and writers (middle). We assume that they are individually endochronous: each output
signal y is a function of an input signal x timed by an input clock t . Next, suppose we wish to compose a reader and a writer.
The program we obtain is no longer endochronous: the output of the system (yr or yw) is no longer timely related to an
individual clock (tr or tw) unless one adds a multiplexer block (right) to define (and synchronize) the reader and writer
clocks tr,w by a function of the master clock t .
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An implementation challenge. Now, consider a more realistic implementation scenario in which we need to build the
simulator for an embedded architecture consisting of thousands of individually endochronous reader and writer processes
communicating via a loosely time-triggered bus. This is typically the case in modern embedded avionics or automotive
architectures.
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We see that endochrony is not a reasonable objective to design such as system: we cannot afford to manually build a
global controller to synchronize all individual components in the system. Design would take a lot of time tomanage all local
timing constraints (if at all doable), the implementation would perform slowly (all blocks would have to synchronize on a
global tick), and the design would have to be updated for every new block added to or changed in the system. The main
concern for such a large system is compositionality.
In [19], it is shown that compositionality can be achieved by weakening the objective of endochrony: a weakly
endochronous system is simply a deterministic system that can perform independent computations and communications
(here, possibly, each individual block) in any order as long as, of course, this does not alter its global state. Such a system
satisfies the so-called diamondproperty of concurrency theory. In [19], it is further shown that the non-blocking composition
of weakly endochronous processes is isochronous. This means that the synchronous and asynchronous compositions of
weakly endochronous processes accept the same behaviors. As a result, weak endochrony appears to be a much more
suitable criterion for our design problem: it is compositional and imposes less design constraints on individual modules.
Example. As an example weakly endochronous interaction, consider the interleaved behavior of two deterministic
processes, a reader and a writer, depicted using the automaton on the right. From any reachable state s, choosing to perform
trxr and yr first (resp. twxwyw) should not alter the possibility to perform twxw and yw from s1 (resp. trxryr ) or to perform
both actions simultaneously (i.e. during the same transition).
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We observe that checking that a system is weakly endochronous requires an exhaustive exploration of its state-space
to guarantee that its behavior is independent from the order of inbound communications. This raises an analytic trade-off
between performance (incurred by state-space exploration) and flexibility (gained from compositionality). We balance this
trade-off by proposing a formal design methodology that weakens the global design objective (non-blocking composition)
and preserves design objectives secured locally (by accepting patient components). This yields a less general (more abstract)
yet cost-efficient approach to compositionalmodeling that is able to encompassmost of the practical engineering situations.
It is particularly aimed at efficiently reusing most of the existing program analysis and compilation algorithms of Signal. To
implement the present design methodology, we have designed a simple scheduler synthesis and code generation scheme,
presented in [18].
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Plan. The article starts in Section 2 with an introduction to Signal and its polychronous model of computation. Section 3
defines the necessary analysis framework and Section 4 present our contributed formal properties and methodology. We
review related works in Section 6 and conclude.
2. An introduction to polychrony
In Signal, a process (written P orQ ) consists of the synchronous composition (noted P |Q ) of equations on signals (written
x = y f z). A signal x represents an infinite flow of values. It is sampled according to the discrete pace of its clock, noted xˆ.
The lexical scope of a signal x is restricted to a process P by P/x. An equation x = y f z defines the output signal x by the
relation of its input signals y and z through the operator f . A process defines the simultaneous solution of the equations it
is composed of.
P,Q ::= x = y f z | P |Q | P/x (process)
As a result, an equation partially relates signals in an abstract timing model, represented by clock relations, and a process
defines the simultaneous solution of the equations in that timing model. Signal defines the following kinds of primitive
equations:
• A sampling x = ywhen z defines x by y when z is true and both y and z are present. In a sampling equation, the output
signal x is present iff both input signals y and z are present and z holds the value true.
• A merge x = y default z defines x by y when y is present and by z otherwise. In a merge equation, the output signal is
present iff either of the input signals y or z is present.
• A delay equation x = y pre v initially defines the signal x by the value v and then by the value of the signal y from the
previous execution of the equation. In a delay equation, the signals x and y are assumed to be synchronous, i.e. either
simultaneously present or simultaneously absent at all times.
• A functional equation x = y f z defines x by the successive values of its synchronized operands y and z through the
arithmetic or boolean operation f .
In the remainder, we write V(P) for the set of free signal names x of P (they occur in an equation of P and their scope is
not restricted). A free signal is an output iff it occurs on the left-hand side of an equation. Otherwise, it is an input signal.
Example. We define the process filter depicted in Section 1. It receives a boolean input signal y and produces an output
signal x every time the value of the input changes. The local signal s stores the previous value of the input y at all times.
When y first arrives, s is initialized to true. If y and z differ, z is true and then the value of the output x is true, otherwise it
is absent.
x = filter(y) def= (x = true when z | z = (y ≠ s) | s = y pre true ) /sz
2.1. Model of computation
The formal semantics of Signal in defined in the polychronous model of computation [12]. The polychronous MoC is
a refinement of Lee’s tagged signal model [16]. In this model, symbolic tags t or u denote periods in time during which
execution takes place. Time is defined by a partial order relation≤ on tags (t ≤ umeans that t occurs before u). A chain is a
totally ordered set of tags and defines the clock of a signal: it samples its values over a series of totally related tags. Events,
signals, behaviors and processes are defined as follows:
- an event is the pair of a tag t ∈ T and a value v ∈ V
- a signal is a function from a chain of tags to values
- a behavior b is a function from names to signals
- a process p is a set of behaviors of same domain
- a reaction r is a behavior with one time tag t .
Example. The meaning of process filter is denoted by a set of behaviors on the signals x and y. In line one, below, we choose
a behavior for the input signal y of the equation. In line two defines the meaning of the local signal s by the previous value
of y. Notice that it is synchronous to y (it has the same set of tags). In line three, the local signal z is true at the time tags ti
at which y and s hold different values. It is false otherwise. In line four, the output signal x is defined at the time tags ti at
which the signal z is true, as expected in the previous example.
y → (t1, 1) (t2, 0) (t3, 0) (t4, 1) (t5, 1) (t6, 0)
s → (t1, 1) (t2, 1) (t3, 0) (t4, 0) (t5, 1) (t6, 1)
z → (t1, 0) (t2, 1) (t3, 0) (t4, 1) (t5, 0) (t6, 1)
x → (t2, 1) (t4, 1) (t6, 1)
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Notations. We introduce the notations that are necessary to the formal exposition of the polychronous model of
computation. We write T (s) for the chain of tags of a signal s and min s and max s for its minimal and maximal tag. We
write V(b) for the domain of a behavior b (a set of signal names). The restriction of a behavior b to X is noted b|X (i.e.
V(b|X ) = X). Its complementary b/X satisfies b = b|X ⊎ b/X (i.e.V(b/X ) = V(b) \ X). We overload the use of T andV to talk
about the tags of a behavior b and the set of signal names of a process p.
Synchronous structure. The synchronous structure in polychrony is defined by a partial order that relates behaviors holding
the same synchronization relations. Informally, two behaviors b and c are said clock-equivalent, written b ∼ c , iff they are
equal up to an isomorphism on tags. For instance,
y→(t1, 1)(t2, 0)(t3, 0)
x→ (t2, 1)

∼

y→(u1, 1)(u3, 0)(u5, 0)
x→ (u3, 1)

The synchronization of a behavior bwith a behavior c is noted b ≤ c . It can be defined as the effect of ‘‘stretching’’ its timing
structure. A behavior c is stretches a behavior b, written b ≤ c , iff V(b) = V(c) and there exists a bijection f on tags s.t.
∀t, u, t ≤ f (t) ∧ (t < u ⇔ f (t) < f (u))
∀x ∈ V(b), T (c(x)) = f (T (b(x))) ∧ ∀t ∈ T (b(x)), b(x)(t) = c(x)(f (t))
Two behaviors b and c are said clock-equivalent, written b ∼ c , iff there exists a behavior d s.t. d ≤ b and d ≤ c . The
synchronous composition p |q of two processes p and q is defined by combining behaviors b ∈ p and c ∈ q that are identical
on I = V(p) ∩ V(q), the interface between p and q.
p |q = {b ∪ c | (b, c) ∈ p× q ∧ b|I = c|I ∧ I = V(p) ∩ V(q)}
Asynchronous structure. Whereas ‘‘stretching’’ informally depicts the timing relations maintained in a synchronous
structure, the effect of ‘‘relaxing’’ best described the timing structure of desynchronized behaviors. For instance, consider
two behaviors b and c which carry events at unrelated time tags t1..3 and u1..3. Since their signals x and y carry the same
values in the same order, they are said flow-equivalent.
b =

y→(t1, 1)(t2, 0)(t3, 0)
x→ (t2, 1)

≈

y→(u1, 1)(u2, 0)(u3, 0)
x→(u1, 1)

= c
Formally, a behavior c relaxes b, written b ⊑ c , iff V(b) = V(c) and, for all x ∈ V(b), b|x ≤ c|x. Two behaviors b and c are
flow-equivalent, written b ≈ c , iff there exists a behavior d s.t. b ⊒ d ⊑ c .
Alternatively, a relaxed behavior c ⊒ bmay be seen as the result of passing all events of the behavior b through a first-
in-first-out buffer of either infinite length or of possibly infinite transport time, exactly as if it was communicated through
asynchronous composition between two processes p and q.
Hence, the asynchronous composition p ∥ q of two processes p and q is defined by the set of behaviors d that are flow-
equivalent to behaviors b ∈ p and c ∈ q along the interface I = V(p) ∩ V(q).
p ∥ q = d | (b, c) ∈ p× q ∧ b/I ∪ c/I ≤ d/I ∧ b|I ⊑ d|I ⊒ c|I ∧ I = V(p) ∩ V(q)
Scheduling structure. To render the causality of events occurring at the same time tag t , we refine the domain of polychrony
with a scheduling relation defined on an abstract domain of dates D . A date d consists of a time t and a location x. The
relation tx → uy means that the event along the signal named y at u may not happen before x at t . When no ambiguity is
possible on the identity of b in a scheduling constraint, we write it tx → ty. We constrain scheduling→ to contain causality
so that t < t ′ implies tx →b t ′x and tx →b t ′x implies ¬(t ′ < t).
The definitions for the partial order structure of synchrony and asynchrony in the polychronous model of computation
extend point-wise to account for scheduling relations. We say that a behavior c is a stretching of b, written b ≤ c , iff
V(b) = V(c) and there exists a bijection f on T which satisfies
∀t, t ′ ∈ T (b), t ≤ f (t) ∧ (t < t ′ ⇔ f (t) < f (t ′))
∀x, y ∈ V(b),∀t ∈ T (b(x)),∀t ′ ∈ T (b(y)), tx →b t ′y ⇔ f (t)x →c f (t ′)y∀x ∈ V(b), T (c(x)) = f (T (b(x))) ∧ ∀t ∈ T (b(x)), b(x)(t) = c(x)(f (t))
Concatenation of reactions. The formulation of the denotational semantics, presented next, and of its formal properties,
make extensive use of the notion of reaction and concatenation. A reaction r is a behavior with (at most) one time tag t . We
write T (r) for the tag of a non empty reaction r . An empty reaction of the signals X is noted Ø|X . The empty signal is noted
∅. A reaction r is concatenable to a behavior b iffV(b) = V(r), and, for all x ∈ V(b), r(x) = ∅ ormax(T b(x)) < min(T r(x)).
If so, concatenating r to b is defined by
∀x ∈ V(b),∀u ∈ T (b) ∪ T (r), (b · r)(x)(u) = if u ∈ T (r(x)) then r(x)(u) else b(x)(u)
Example. Two reactions of signal-wise related time tags can be concatenated, written r · s, to form a behavior. For instance,
if t1 < t2 and t2 < t3 we can construct the following behavior of the signals x, y at the instants t1,2,3 using two successive
concatenations. Notice that the extension of concatenation to behaviors is associative.
y→(t1, 1)
x→

·

y→(t2, 0)
x→(t2, 1)

·

y→
x→(t3, 1)

=

y→(t1, 1)(t2, 0)
x→ (t2, 1)(t3, 1)

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2.2. Semantics of signal
The semantics [[P]] of a Signal process P is defined by a set of behaviors that are inductively constructed by the
concatenation of reactions. We assume that the empty behavior on V(P), noted Ø|V(p), belongs to [[P]], for all P .
The semantics of deterministic merge x = y default z defines x by ywhen y is present and by z otherwise.
[[x = y default z]] =

b · r
b ∈ [[x = y default z]], r(x) = r(y), if r(y) ≠ ∅r(z), if r(y) = ∅

The semantics of sampling x = ywhen z defines x by ywhen z is true.
[[x = ywhen z]] =

b · r
b ∈ [[x = ywhen z]],u = max(T (b(y))),t = T (r), r(x) =
r(y), if r(z)(t) = true∅, if r(z)(t) = false∅, if r(z) = ∅

The semantics of a delay x = y pre v initially defines x by the value v (for an initially empty behavior b) and then by the
previous value of y (i.e. b(y)(u)where u is the maximal tag of b).
[[x = y pre v]] =

b · r
b ∈ [[x = ywhen z]],u = max(T (b(y))),t = T (r), r(x) =
t → b(y)(u), if r(y) ≠ ∅ ∧ b ≠ Øxyt → v, if r(y) ≠ ∅ ∧ b = Øxy∅, if r(y) = ∅ ∧ b = Øxy

The meaning of the synchronous composition P |Q is defined by [[P |Q ]] = [[P]] | [[Q ]] = {p |q | (p, q) ∈ [[P]] × [[Q ]]}. The
meaning of restriction is defined by [[P/x]] = {c | b ∈ [[P]] ∧ c ≤ (b/x)}.
Example. The meaning of the equation x = true when (y ≠ (y pre true )) consists of a set of behaviors with two signals
x and y. On line one, below, we choose a behavior for the input signal y of the equation. On line two, we define the signal
for the expression y pre true by application of the function [[]]. Notice that y and y pre true are synchronous (they have the
same set of tags). On line three, the output signal x is defined at the time tags ti when y and y pre true hold different values,
as expected in the previous example.
y → (t1, true ) (t2, false ) (t3, false ) (t4, true ) (t5, true ) (t6, false )
y pre true → (t1, true ) (t2, true ) (t3, false ) (t4, false ) (t5, true ) (t6, true )
x → (t2, true ) (t4, true ) (t6, true )
2.3. Formal properties
The formal properties considered in the remainder pertain to the insensitivity of timing relations in a process p (its
local clock relations) to external communication delays. The property of endochrony, Definition 1, guarantees that the
synchronization performed by a process p is independent from latency in the network. Formally, let I be a set of input
signals of p, whenever the process p admits two input behaviors b|I and c|I that are assumed to be flow-equivalent (timing
relations have been altered by the network) then p always reconstructs the same timing relations in b and c (up to clock
equivalence).
Definition 1. A process p is endochronous iff there exists I ⊂ V(p) s.t., for all b, c ∈ p, b|I≈c|I implies b ∼ c .
Example. To prove that the filter is endochronous, consider two of its possible traces b and c with flow-equivalent input
signals
b(y) = (t1, 1)(t2, 0)(t3, 0)(t4, 1) and c(y) = (u1, 1)(u2, 0)(u3, 0)(u4, 1)
They share no tags, but carry the same flow of values. The filter necessarily constructs the output signals
b(x) = (t2, 1)(t4, 1) and c(x) = (u2, 1)(u4, 1)
One notices that b and c are equivalent by a bijection (ti → ui)0<i<5 on tags: they are clock-equivalent. Hence, the filter is
endochronous.
The weaker definition of endochrony, presented next, requires a definition of the union, written r ⊔ s, of two reactions r
and s. We say that two reaction r and s are independent iff they have disjoint domains. Two independent reactions of same
time tag t can be merged, as r ⊔ s.
∀x ∈ V(r) ∪ V(s), (r ⊔ s)(x) = if x ∈ V(r) then r(x) else s(x)
For instance, (y → (t2, 0)) ⊔ (x → (t2, 1)) = (y → (t2, 0)x → (t2, 1)).
Definition 2, below, defines the compositional property of weak endochrony in the polychronous model of computation.
It is a transposition of Definition 1 in [19]. Informally, a process p is weakly endochronous iff it is deterministic and can
perform independent reactions r and s in any order. Note that, by Definition 1, endochrony implies weak endochrony (e.g.
filter is weakly endochronous).
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Definition 2. A process p is weakly endochronous iff
1. p is deterministic: ∃I⊂V(p),∀b,c∈p, b|I=c|I ⇒ b=c
2. for all independent reactions r and s, p satisfies:
(a) if b · r · s ∈ p then b · s ∈ p
(b) if b · r ∈ p and b · s ∈ p then b · (r ⊔ s) ∈ p
(c) if b · (r ⊔ s), b · (r ⊔ t) ∈ p then b · r · s, b · r · t ∈ p.
Example. Recall the example of the introduction. The diamond shape of the behavior that results of
the synchronous composition of the reader and writer processes is that of a weakly endochronous
process. Each atomic behavior (e.g. r , the reader) can be scheduled in any order. Furthermore, it will
not alter the possibility to perform the other behavior (e.g. s) at any time.
s1
s
 @
@@
@@
s0
r
>~~~~~
s  @
@@
@@
rs / s4
s2
r
>~~~~~
Definition 3. p and q are isochronous iff p |q ≈ p ∥ q.
A process p is non-blocking iff it has a path to a stuttering state (characterized by a reaction r) from any reachable state
(characterized by a behavior b).
Definition 4. p is non-blocking iff ∀b ∈ p, ∃r, b · r ∈ p.
In [19], it is proved that weakly endochronous processes p and q are isochronous if they are non-blocking (a locally
synchronous reaction of p or q yields a globally asynchronous execution p ∥ q).
3. Formal analysis
For the purpose of program analysis and program transformation, the control-flow tree and the data-flow graph ofmulti-
clocked Signal specifications are constructed. These data structures manipulate clocks and signal names.
3.1. Clock relations
A clock c denotes a series of instants (a chain of time tags). The clock xˆ of a signal x denotes the instants at which the
signal x is present. The clock [x] (resp. [¬x]) denotes the instants at which x is present and holds the value true (resp. false).
c ::= xˆ | [x] | [¬x] (clock)
A clock expression e is either the empty clock, noted 0, a signal clock c , or the conjunction e1 ∧ e2, the disjunction e1 ∨ e2,
the symmetric difference e1 \ e2 of e1 and e2.
e ::= 0 | c | e1 ∧ e2 | e1 ∨ e2 | e1 \ e2 (clock expression)
The meaning [[e]]b of a clock e is defined with respect to a given behavior b and consists of the set of tags satisfied by
the proposition e in the behavior b. The meaning of the clock x = v (resp. x = y) in b is the set of tags t ∈ T (b(x))
(resp. t ∈ T (b(x)) ∩ T (b(y))) such that b(x)(t) = v (resp. b(x)(t) = b(y)(t)). In particular, [[xˆ]]b = T (b(x)) and[[[x]]]b = [[x = true ]]b. The meaning of a conjunction e ∧ f (resp. disjunction e ∨ f and difference e \ f ) is the intersection
(resp. union and difference) of the meaning of e and f . Clock 0 has no tags.
[[1]]b=T (b) [[0]]b = ∅[[x = v]]b={t ∈ T (b(x)) | b(x)(t) = v}[[x = y]]b={t ∈ T (b(x)) ∩ T (b(y)) | b(x)(t) = b(y)(t)}
[[e ∧ f ]]b=[[e]]b ∩ [[f ]]b[[e ∨ f ]]b=[[e]]b ∪ [[f ]]b[[e \ f ]]b=b[[e]]b \ [[f ]]b
3.2. Scheduling relations
Signals and clocks are related by synchronization and scheduling relations, denoted R. A scheduling relation a →c b
specifies that the calculation of the node b, a signal or a clock, cannot be scheduled before that of the node awhen the clock
c is present.
a, b ::= x | xˆ (node)
A clock relation c = e specifies that the signal clock c is present iff the clock expression e is true. Just as ordinary processes
P , relations R are subject to composition R |S and to restriction R/x.
R, S ::= c=e | a →c b | (R |S) | R/x (timing relation)
A scheduling specification y → x at clock e denotes the behaviors b on V(e) ∪ {x, y} which, for all tags t ∈ [[e]]b, requires x
to preceed y: if t is in b(x) then it is necessarily in b(y) and satisfies ty →b tx.
[[y →c x]] = {b |V(b) = V(c) ∪ {x, y} ∧ ∀t ∈ [[c]]b, t ∈ T (b(x))⇒ t ∈ T (b(y)) ∧ ty →b tx}
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3.3. Clock inference system
The inference system P : R associates a process P with its implicit timing relationsR. Deduction starts from the assignment
of clock relations to primitive equations and is defined by induction on the structure of P: the deduction for composition
P |Q and for P/x are induced by the deductions P : R and Q : S for P and Q .
P : R ∧ Q : S ⇒ P |Q : R |S P : R ⇒ P/x : R/x
In a delay equation x = y pre v, the input and output signals are synchronous, written xˆ = yˆ, and do not have any scheduling
relation.
x = y pre v : (xˆ = yˆ)
In a sampling equation x = ywhen z, the clock of the output signal x is defined by that of yˆ and sampled by [z]. The input y
is scheduled before the output when both yˆ and [z] are present, written y →xˆ x.
x = ywhen z : (xˆ = yˆ ∧ [z] |y →xˆ x)
In a merge equation x = y default z, the output signal x is present if either of the input signals y or z are present. The first
input signal y is scheduled before xwhen it is present, written y →yˆ x. Otherwise z is scheduled before x, written z →zˆ\yˆ x.
x = y default z : (xˆ = yˆ ∨ zˆ |y →yˆ x | z →zˆ\yˆ x)
A functional equation x = y f z synchronizes and serializes its input and output signals.
x = y f z : (xˆ = yˆ = zˆ |y →xˆ x | z →xˆ x)
Wewrite R |= S to mean that R satisfies S in the Boolean algebra in which timing relations are expressed: composition R |S
stands for conjunction and restriction R/x for existential quantification (some examples are given below). For all boolean
signals x in V(R), we assume that R |= xˆ = [x] ∨ [¬x] and R |= [x] ∧ [¬x] = 0.
Example. To outline the use of clock and scheduling relation analysis in Signal, we consider the specification and analysis
of a one-place buffer. Process buffer implements two functionalities: flip and current.
x = buffer(y) def= (x = current(y) | flip(x, y))
The process flip synchronizes the signals x and y to the true and false values of an alternating boolean signal t .
flip(x, y) def= s = t pre true | t = not s | xˆ = [t] | yˆ = [¬t] /st
The process current stores the value of an input signal y and loads it into the output signal x upon request.
x = current(y) def= r = y default (r pre false ) |x = r when xˆ | rˆ = xˆ ∨ yˆ /r
The inference system P : R infers the clock relations that denote the synchronization constraints implied by process buffer.
There are four of them:
rˆ = sˆ tˆ = xˆ ∨ yˆ xˆ = [t] yˆ = [¬t]
From these equations, we observe that process buffer has three clock equivalence classes. The clocks sˆ, tˆ, rˆ are synchronous
and define the master clock equivalence class of buffer. The two other classes, xˆ = [t] and yˆ = [¬t], are samples of the
signal t .
rˆ = sˆ = tˆ xˆ = [t] yˆ = [¬t]
Together with scheduling analysis, the inference system yields the timing relation Rbuffer of the process under analysis.
Rbuffer
def= xˆ = [t] | yˆ = [¬t] | rˆ = xˆ ∨ yˆ | s →sˆ t |y →yˆ r | r →xˆ x  /rst
From Rbuffer, we deduce rˆ = tˆ . Since t is a boolean signal, tˆ = [t] ∨ [¬t] (a signal is always true or false when present).
By definition of Rbuffer, xˆ = [t] and yˆ = [¬t] (x and y are sampled from t). Hence, we have rˆ = xˆ ∨ yˆ and can deduce that
Rbuffer |= (rˆ = tˆ).
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3.4. Clock hierarchy
The internal data structures manipulated by the Signal compiler for program analysis and code generation consists of a
clock hierarchy and of a scheduling graph. The clock hierarchy represents the control-flow of a process by a partial order
relation. The scheduling graph defines a fine-grained scheduling of otherwise synchronous signals. The structure of a clock
hierarchy is denoted by a partial order relation≼ defined as follows.
Definition 5. The hierarchy ≼ of a process P : R is the transitive closure of the maximal relation defined by the following
axioms and rules:
1. for all boolean signals x, xˆ ≼ [x] and xˆ ≼ [¬x]
2. if R |= b = c then b ≼ c and c ≼ b, written b ∼ c
3. if R |= b1 = c1 f c2, f ∈ {∧,∨, \}, b2 ≼ c1, b2 ≼ c2 then b2 ≼ b1.
We refer to c∼ as the clock equivalence class of c in the hierarchy≼.
1. For all boolean signals x of R, define xˆ ≼ [x] and xˆ ≼ [¬x]. This means that, if we know that x is present, then we can
determine whether x is true or false.
2. If b = c is deductible from R then define b ≼ c and c ≼ b, written b ∼ c . This means that if b and c are synchronous, and
if either of the clocks b or c is known to be present, then the presence of the other can be determined.
3. If R |= b1 = c1 f c2, f ∈ {∧,∨, \}, b2 ≼ c1, b2 ≼ c2 then b2 ≼ b1. This means that if b1 is defined by c1 f c2 in g and if both
clocks c1 and c2 can be determined once their common upper bound b2 is known, then b1 can also be determined when
b2 is known.
A well-formed hierarchy has no relation b ≼ c that contradicts Definition 5. For instance, the hierarchy of the process
x = y and z | z = ywhen y is ill-formed, since yˆ ∼ [y]. A process with an ill-formed hierarchy may block.
Definition 6. A hierarchy ≼ is ill-formed iff either xˆ ≽ [x] or xˆ ≽ [¬x], for any x, or b1 ≼ b2 for any b1 = c1 f c2 such that
c1 ≽ b2 ≼ c2 and b2 ≼ b1.
Example. The hierarchy of the buffer is constructed by application of the first and second rules of Definition 5. Rule 2 defines
three clock equivalence classes {rˆ, sˆ, tˆ}, {xˆ, [t]} and {yˆ, [¬t]}.
rˆ ∼ sˆ ∼ tˆ
[t] ∼ xˆ [¬t] ∼ yˆ
Rule 1 places the first class above the two others and yields the following structure
rˆ ∼ sˆ ∼ tˆ
ppp
ppp OOO
OOO
[t] ∼ xˆ [¬t] ∼ yˆ
Next, one has to define a proper scheduling of all computations to be performed within each clock equivalence class (e.g.
to schedule s before t) and across them (e.g. to schedule x or y before r). This task is devoted to scheduling analysis, presented
shortly Section 3.6.
3.5. Disjunctive form
Before to perform scheduling analysis, Signal attempts to eliminate all clocks that are expressed using symmetric
difference from the graph g of a process. This transformation consists in rewriting clock expressions of the form e1 \ e2
present in the synchronization and scheduling relations of g in a way that does no longer denote the absence of an event e2,
but that is instead computable from the presence or the value of signals.
Example. In the case of process current, for instance, consider the alternative input r pre false in the first equation:
r = y default (r pre false )
Its clock is rˆ \ yˆ, meaning that the previous value of r is assigned to r only if y is absent. To determine that y is absent, one
needs to relate this absence to the presence or the value of another signal.
In the present case, there is an explicit clock relation in the alternate process: yˆ = [¬t]. It says that y is absent iff t is
present and true. Therefore, one can test the value of t instead of the presence or absence of y in order to deterministically
assign either y or r pre false to r
y →[¬t] r [t] ← r pre false
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In [3], it is shown that the symmetric difference c \ d between two clocks c and d has a disjunctive form only if c and d
have a common minimum b in the hierarchy≼ of the process, i.e.,
c ≽ b ≼ d
We say that the timing relation R is in disjunctive form iff it has no clock expression defined by symmetric difference. The
implicit reference to absence incurred by symmetric difference can be defined as c \ d=defc ∧ d and can be isolated using
the following logical decomposition rules.
• conjunction c ∧ d def= c ∨ d and disjunction c ∨ d def= c ∧ d.
• positive [x] def= xˆ ∨ [¬x] and negative [¬x] def= xˆ ∨ [x] signal occurrences.
The reference to the absence of a signal x, noted xˆ, is eliminated if (and only if) one of the possible elimination rules
applies:
• The ‘‘zero’’ rule: xˆ ∧ xˆ def= 0, because a signal is either present or absent, exclusively.
• The ‘‘one’’ rule: c ∧ (xˆ ∨ xˆ) def= c , because the presence or the absence of a signal is subsumed by any clock c.
• The synchrony rule: if d ∼ xˆ then xˆ def= d, to mean that if xˆ cannot be eliminated but xˆ is synchronous to the clock d, then
d can possibly be eliminated.
Example. In the case of process current in the example of the buffer one infers that xˆ ≽ tˆ from xˆ ∼ [t] and tˆ ≼ yˆ from
yˆ ∼ [¬t].
yˆ ∼ [¬t] xˆ ∼ [t] rˆ ∼ tˆ
Hence xˆ ≽ tˆ ≼ yˆ. Since, in addition, rˆ ∼ tˆ , the symmetric difference rˆ \ yˆ can be interpreted as [t].
Timing relations are in disjunctive form iff they have no clock defined by a symmetric difference relation. For instance,
suppose that d ∼ [x] and that c ≽ b ≼ d. Then, the symmetric difference c \d can be eliminated because it can be expressed
with c ∧ [¬x].
Definition 7. A process P of timing R and hierarchy≼ is well-clocked iff≼ is well-formed and R is disjunctive.
3.6. Scheduling graph
Given the control-flow backbone produced using the hierarchization algorithm and clock equations in disjunctive form,
the compilation of a Signal specification reduces to finding a proper way to schedule computations within and across clock
equivalence classes. The inference system of the previous section defines the precise scheduling between the input and
output signals of process buffer. Notice that t is needed to compute the clocks xˆ and yˆ.
s →sˆ t y →yˆ r r →xˆ x
As seen in the previous section, however, the calculation of clocks in disjunctive form induces additional scheduling
constraints, and, therefore, one has to take them into account at this stage. This is done by refining the R with a reinforced
one, S, satisfying S |= R, and by ordered application of the following rules:
1. S |= xˆ →xˆ x for all x ∈ V(P). This means that the calculation of x cannot take place before its clock xˆ is known.
2. if R |= xˆ = [y] or R |= xˆ = [¬y] then S |= y →yˆ xˆ. This means that, if the clock of x is defined by a sample of y, then it
cannot be computed before the value of y is known.
3. if R |= xˆ = yˆ f zˆ with f ∈ {∨,∧} then S |= yˆ →yˆ xˆ | zˆ →zˆ xˆ. This means that, if the clock of x is defined by an operation
on two clocks y and z, then it cannot be computed before these two clocks are known.
Reinforcing the scheduling graph of the buffer yields a refinement of its inferred graph with a structure implied by the
calculation of clocks (we just omitted clocks on arrows to simplify the depiction). Notice that t is now scheduled before the
clocks xˆ and yˆ.
tˆ / t /
9
99
9 xˆ
/ x ro rˆo
sˆ / s
O
yˆ / y
B
Code can be generated starting from this refined structure only if the graph is acyclic. To check whether it is or not, we
compute its transitive closure:
1. if R |= a →c b then R |= a c b. This just says that the construction of the transitive closure relation starts from the
scheduling graph→ of the process.
122 J.-P. Talpin et al. / Science of Computer Programming 77 (2012) 113–128
2. if R |= a c b and R |= a d b then R |= a c∨d b. This means that, if b is scheduled after a at both clocks c and d then it
is scheduled after a at clock c ∨ d
3. if R |= a c b and R |= b d z then R |= a c∧d z. This says that, if b is scheduled after a at clock c and z after b at clock
d then z is necessarily scheduled after a at clock c ∧ d
The complete graph R of a process P is acyclic iff R |= a e a implies R |= e = 0 for all nodes a of R. The graph of our example
is.
Definition 8. A process P of timing relations R is acyclic iff the transitive closure of its scheduling relations R satisfy, for
all nodes a, if a e a then R |= e = 0.
3.7. Sequential code generation
Together with the control-flow graph implied by the timing relations of a process, the scheduling graph is used by
Signal to generate sequential or distributed code. To sequentially schedule this graph, Polychrony further refines it in order
to remove internal concurrency without affecting its composability with the environment. This is done by observing the
following rule.
Definition 9. The scheduling graph of S reinforces R iff, for any graph T such that R |T is acyclic, then R |S |T is acyclic.
Starting from a sequential schedule and a hierarchy of process buffer, Polychrony generates simulation code split in
several files. Themain C file consists of opening the input-output streams of the program, of initializing the value of delayed
signals and iteratively executing a transition function until no values are present along the input streams (return code 0).
Simulation is finalized by closing the IO streams.
int main() {
bool code;
buffer_OpenIO();
code = buffer_initialize();
while (code) code = buffer_iterate();
buffer_CloseIO();
}
The most interesting part is the transition function. It translates the structure of the hierarchy and of the serialized
scheduling graph in C code. It also makes a few optimizations along the way. For instance, r has disappeared from the
generated code. Since the value stored in y from one iteration to another is the same as that of r , it is used in place of it for
that purpose.
In the C code, the three clock equivalence classes of the hierarchy correspond to three blocks: line 2 (class sˆ ∼ tˆ), lines
3−5 (class [t] ∼ yˆ) and lines 6−9 (class [¬t] ∼ xˆ). The sequence of instructions between these blocks follows the sequence
t → y → x of the scheduling graph. Line 10 is the finalization of the transition function. It stores the value that s will hold
next time.
01. bool buffer_iterate () {
02. t = !s;
03. if t {
04. if !r_buffer_y (&y) return FALSE;
05. }
06. if !t {
07. x = y;
08. w_buffer_x (x);
09. }
10. s = t;
11. return TRUE;
12. }
Also notice that the return code is true, line 11, when the transition function finalizes, but false if it fails to get the signal
y from its input stream, line 4. This is fine for simulation code, as we expect the simulation to end when the input stream
sample reaches the end. Embedded code does, of course, operate differently. It either waits for y or suspends execution of
the transition function until it arrives.
3.8. Endochrony revisited
The above code generation scheme yields a way to analyze, transform and execute endochronous specifications. The
buffer process, for instance satisfies this property. Literally, itmeans that the buffer is locally timed. In the transition function
of the buffer, this is easy to notice by observing that, at all times, the function synchronizes on either receiving y from its
environment or sending x to its environment.
Hence, the activity of the transition function is locally paced by the instants at which the signals x and y are present.
However, remember that the structure of control in the transition function is constructed using the hierarchy of process
buffer. In the case of an internally timed process, this structure has the particular shape of a tree.
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if t {
if !r_buffer_y (&y) return FALSE;
} else {
x = y; w_buffer_x (x);
}
At any time, one can always start reading the state s of the buffer, and calculate t . Then, if t is true, one emits x and,
otherwise, one receives y. The presence of any signal in process buffer is determined from the value of a signal higher in the
hierarchy or, at last, from its root.
rˆ ∼ sˆ ∼ tˆ
ppp
ppp OOO
OOO
[t] ∼ xˆ [¬t] ∼ yˆ
Formally, regardless of the exact time samples t1 and t2 at which it receives an input signal y, or the time samples u1 and
u2 at which it sends an output signal x, the buffer always behaves according to the same timing relations: ti occurs strictly
before ui and s is always used at ti and ui. The timing relations between the signals x and y of the buffer are independent
from latency incurred by communicating with the environment: the buffer is endochronous.
. . . . . . . . . . .
y t1 t2 t ′1 t
′
2s t1 u1 t2 u2 ∼ t ′1 u′1 t ′2 u′2x u1 u2 u′1 u′2
4. Compositional design criterion
We shall revisit the above schema in light of the compositional design methodology to be presented. To this end, we
formulate a decision procedure that uses the clock hierarchy and the scheduling graph of a Signal process to compositionally
check the property of isochrony. We start by considering the class of Signal processes P that are reactive and deterministic.
Definition 10. A process P is compilable iff it is well-clocked and acyclic.
Property 1. A compilable process P is reactive and deterministic.
Proof. An immediate consequence of Property 5, in [22], where a well-clocked and acyclic process is proved to be
deterministic. 
Next, we consider the structure of a compilable Signal specification. It is possibly paced by several, independent, input
signals. It necessarily corresponds to a hierarchy≼ that has several roots. To represent them, we refer to≼◦ as the minimal
clock equivalence classes of≼, and to≼c as the tree of root c in the hierarchy≼.
≼◦= {c∼ | c ∈ min ≼} ≼c= {(c, d)}∪ ≼d | c ≼ d
When the hierarchy of a process has a unique root, it is endochronous: the presence of any clock is determined by the
presence and values of clocks above it in the hierarchy.
Definition 11. A process P is hierarchical iff its hierarchy has a unique root.
Property 2. A compilable and hierarchical process P is endochronous.
Proof. A detailed proof appears in [22]. 
Example. The hierarchies of process filter (Section 1), left, and of the buffer, right, are both hierarchical: they are
endochronous. Let e = ([y] ∧ [¬z]) ∨ ([¬y] ∧ [z]) and f = ([¬y] ∧ [¬z]) ∨ ([y] ∧ [z]), we have the following hierarchy:
yˆ ∼ zˆ
uuu
uu
CC
CC
C
xˆ ∼ e f
rˆ ∼ sˆ ∼ tˆ
sss
sss MMM
MM
xˆ[t] yˆ[¬t]
By contrast, a process with several roots necessarily defines concurrent threads of execution. Indeed, and by definition of
a hierarchy, its roots cannot be expressed or calculated (or, a fortiori, synchronized or sampled) one with the others. Hence,
they naturally define the source of concurrency for the verification of weak endochrony.
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4.1. Model checking weak endochrony
Checking that a compilable process p is weakly endochronous reduces to proving that the roots of a process hierarchy
satisfy property (2a) of Definition 2 (weak ordering) by using bounded model checking.
Property (2a) can be formulated as an invariant in Signal and submitted to its model checker Sigali [17]. The invariant
StateIndependent (x, y) is defined for all pairs of root clock equivalence classes (an abbreviation of the form [c] = xˆ stands
for c = true when event x default false ). It says that, if x is present and y absent at time t (i.e. cxt ∧ ¬cyt ) and if y is
present and x absent at time t + 1 (i.e. ¬cxt+1 ∧ cyt+1) then x and y can both be present at time t (i.e. cxt ∧ cyt ), written
(¬cxt ∨ cyt) ∨ (cxt+1 ∨ ¬cyt+1) ∨ (cxt ∧ cyt).
(1) i = StateIndependent (x, y) def= [cxt+1] = xˆ | cxt = cxt+1 pre false
| [cyt+1] = yˆ | cyt = cyt+1 pre false
| i= ( not cxt or cyt) or (cxt+1 or not cyt+1) or (cxt and cyt)

cxt , cxt+1
cyt , cyt+1
Properties (2b–2c) can similarly be checked with the properties OrderIndependent and FlowIndependent . Property
OrderIndependent is defined by (cxt ∧¬cyt)∧ (cyt ∧¬cxt)⇒ (cxt ∧ cyt). It means that x and y are independently available
at all times.
(2) i = OrderIndependent (x, y) def=[cxt ] = xˆ | [cyt ] = yˆ | i = ( not cxt or cyt) or (cxt or not cyt) or (cxt and cyt) /cxt , cyt
Property FlowIndependent is defined for any signal z ∈ V(p) by czt ∧ ((cxt ∧ ¬cyt) ∧ (cyt ∧ ¬cxt))⇒ czt ∧ ((cxt+1 ∧
¬cyt+1) ∨ (cyt+1 ∧ ¬cxt+1)).
(3) i = FlowIndependent (x, y, z) def=
[cxt+1] = xˆ
| [cyt+1] = yˆ
| [czt+1] = zˆ
| cxt = cxt+1 pre false
| cyt = cyt+1 pre false
| czt = czt+1 pre false
| i= ( not czt or (( not cxt or cyt) or (cxt+1 or not cyt+1)))
or (czt and ((cxt+1 and not cyt+1) or ( not cxt+1 and cyt+1)))

 cxt , cxt+1
cyt , cyt+1
czt , czt+1
When the clock hierarchy of a compilable process P consists of multiple roots, we can use the above properties to verify
that it is weakly endochronous.
Property 3. A compilable process P whose roots satisfy criteria (1–3) is weakly endochronous.
Proof. We observe that the formulation of properties (1–3) directly translate Definition 2 in terms of timed Boolean
equations. Since they are expressed in Signal, one can model-check them against the specification of the process P under
consideration to verify that it is weakly endochronous. 
4.2. Static checking isochrony
While the model checking proposed in Section 4.1 effectively translates Definition 2 to determine the largest possible
class of weakly endochronous processes, it may be sensed to expensive for integration in a design process whose main
purpose is automated code generation. In the aim of efficiently generating sequential or concurrent code starting from
weakly endochronous specifications, we would like to define a simple and cost-efficient criterion to allow for a large and
easily identifiable class of weakly endochronous programs to be statically checked and compiled. To this end, we define the
following formal design methodology.
Definition 12. If P is compilable and hierarchical then it is weakly hierarchic. If P and Q are weakly hierarchical, P |Q is
well-clocked and acyclic then P |Q is weakly hierarchical.
By induction on its structure, a process P is weakly hierarchical iff it is compilable and its hierarchy has roots r1..n such
that, for all 1 ≤ i < n, Xi = V(≼ri), Pi = P|Xi is weakly hierarchical and the pair (
i
j=1 Pj, Pi+1) is well-clocked and acyclic.
Theorem 1.
1. A weakly hierarchical process P is weakly endochronous.
2. If P,Q are weakly hierarchical and P |Q is well-clocked and acyclic then P and Q are isochronous.
Proof. 1. By definition, a weakly hierarchical process P consists of the composition of a series of processes Pi that are
individually compilable and hierarchical, hence endochronous. Since endochrony implies weak endochrony, and since
weak endochrony is preserved by composition, the composition P of the Pis is weakly endochronous.
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2. Consider the hierarchy of any pair of endochronous processes Pi and Pj in P |Q that share a common signal x of clock xˆ. The
processes Pi and Pj have roots ri and rj and synchronize on xˆ at a sub-clock ci, computed using ri (since Pi is hierarchical)
and at a clock cj, computed using rj (since Pj is hierarchical).
ri



HH
HH
H rj
vv
vv
v
88
88
8
{ci, xˆ, cj}
Since Pi |Pj is well-clocked, the clocks ci, cj and hence xˆ have a disjunctive form. Hence, it cannot be the case that xˆ is
defined by the symmetric difference of a clock under ri and another (e.g. under rj). Therefore, any reaction initiated in Pi
to produce xˆ can locally and deterministically decide to wait for a rendezvous with a reaction of Pj consuming xˆ. Since
Pi and Pj are well-formed, then it cannot be the case that xˆ = 0, which would mean that the rendezvous would never
happen. Finally, since Pi |Pj is acyclic, the rendezvous of ci and cj cannot deadlock. This holds for any pair of endochronous
processes Pi and Pj in P |Q , hence P |Q is non–blocking.
3. These conditions precisely correspond to the weak isochrony criterion of [19], namely, that non-blocking composition
(2) of weakly endochronous processes (1) is isochronous. Consequently, the composition of P and Q is isochronous. 
5. A compositional design methodology
Our method based on model checking considers the finite-state abstraction of a process where control is expressed by a
process on boolean signals andwhere computation is expressed by a process on infinite value domains (e.g. integers). Hence,
it is not exact, and determining that a process is weakly endochronous is indeed not decidable in general for infinite-state
systems. The main drawback of this method is that its computational complexity makes it unaffordable for purposes such
as program transformation or code generation.
By contrast, our method based on the static abstraction and analysis of clock and scheduling relations reuses the services
that our tool implements to perform the successive specification refinement of program transformations from an initial
specification to generated code. Its use is of very little complexity overhead but it is less precise, and will potentially reject
some programs that may be proved weakly endochronous using model checking.
Our static criterion for checking the composition of endochronous processes isochronous defines an effective and
cost-efficient method for the integration of synchronous modules in the aim of architecture exploration or simulation.
Interestingly, this formal methodology meets most of the engineering practice and industrial usage of Signal: the real-
time simulation of embedded architectures (e.g. integratedmodular avionics) starting fromheterogeneous functional blocks
(endochronous data-flow functions) and architecture service models (e.g. [13]).
Example of a loosely time-triggered architecture. We consider a simple yet realistic case study built upon the examples we
previously presented. We wish to design a simulation model for a loosely time-triggered architecture (LTTA) [4]. The LTTA
is composed of three devices, a writer, a bus, and a reader. Each device is paced by its own clock.
writer reader
❄ ❄
❄ ❄
· (yb, bb) ✲ ·bus
xw
tw
(yw, bw)
xr
tr
(yr , br)
tb
writer
bus
reader
✻ ✻
✻ ✻ ✻
xw xw
xr _ xr
bw
xw
At the nth clock tick (time tw(n)), the writer generates the value xw(n) and an alternating flag bw(n). At any time tw(n),
the writer’s output buffer (yw, bw) contains the last value that was written into it. At tb(n), the bus fetches (yw, bw) to store
in the input buffer of the reader, denoted by (yb, bb). At tr(n), the reader loads the input buffer (yb, bb) into the variables
yr(n) and br(n). Then, in a similar manner as for an alternating bit protocol, the reader extracts yr(n) iff br(n) has changed.
A simulation model of the LTTA. To model an LTT architecture in Signal, we consider two data-processing functions that
communicate by writing and reading values on an LTT bus. In Signal, we model an interface of these functions that exposes
their (limited) control. The writer accepts an input xw and defines the boolean flag bw that is carried along with it over the
bus.
(yw, bw) = writer(xw, cw) def=

xˆw = bˆw = [cw] |yw = xw |bw = not (bw pre true )

The reader loads its inputs yr and br from the bus and filters xr upon a switch of br .
xr = reader(yr , br , cr) def=

xr = yr when filter(br) | yˆr = [cr ]

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The bus buffers and forwards the inputs yw and bw to the reader. The clock cb is not used since the buffers have local clocks.
(yr , br) = bus(yw, bw, cb) def= ((yr , br) = buffer (buffer(yw, bw)))
The process ltta is defined by its three components reader, bus and writer.
xr = ltta(xw, cw, cb, cr) def= (xr = reader (bus (writer (xw, cw) , cb) , cr))
We observe that the hierarchy of the LTTA is composed of four trees. Each tree corresponds to an endochronous and
separately compiled process, connected to the other at four rendezvous points (depicted by equivalence relations ∼). The
LTTA itself is not endochronous, but it is isochronous because its four components are endochronous and their composition
is well-clocked and acyclic.
cˆw rˆw sˆw tˆw
mmm
mmm
m
QQQ
QQQ
Q rˆr sˆr tˆr
nnn
nnn
n
PPP
PPP
P cˆr
bˆw xˆw[cw] ∼ xˆbw[tw] [¬tw]yˆbw ∼ [tr ]xˆbr [¬tr ]yˆbr ∼ yˆr bˆr [cr ]
[fr ]xˆr
Static checking vs. model checking. As demonstrated by the example of the LTTA, our static checking criterion is very well-
suited to check isochrony of large systems made by composing endochronous modules. However, some of these modules
may not strictly be endochronous, as required by Property 2, but still be weakly endochronous, in the sense of Definition 2,
and, unfortunately, admit no decomposition into endochronous sub-modules. An example of such a process is the crossbar
switch presented in [19]. Its specification consists of an automaton that switches the routes of two input signals (y1, y2)
along two output signals (x1, x2) depending on the values of two control signals (b1, b2). Signal x1 (resp. x2) is output iff b1
is present and true (resp. b2). Its value is y1 in state s and y2 in state ¬s (resp. y2 or y1).
s
!x1?y1?b1

!x1?y1?b1!x2?y2?b2 :
!x2?y2?b2
Z
?¬b1?¬b2
"
¬s
!x1?y2?b1

!x1?y2?b1!x2?y1?b2g
!x2?y1?b2
E
?¬b1?¬b2
b
The specification of the switch in Signal consists of data-flow equations (for x1, x2), state transitions (equations for the state
s and its previous value t) and synchronization constraints (for xˆ1, xˆ2, yˆ1, yˆ2). The automaton synchronizes the presence of
xi with bi true, hence xˆi = [bi]. It performs state transitions when b1, b2 are false, hence s = ¬t when ¬b1 and when ¬b2
(and s = t otherwise). Finally, each input signal yi is present iff either bi and s are true or bj≠i is true and s is false.
(x1, x2) = switch (y1, b1, y2, b2) def= x1 = y1 when s default y2 when not s | xˆ1 = [b1] | yˆ1 = ([b1] ∧ [s]) ∨ ([b2] ∧ [¬s])| x2 = y2 when s default y1 when not s | xˆ2 = [b2] | yˆ2 = ([b2] ∧ [s]) ∨ ([b1] ∧ [¬s])| s = ( not t when ( not b1 when not b2)) default (t when (b1 default b2))
| t = s pre true
 st
If we build the hierarchy of the switch, we first observe that it is not endochronous (because its hierarchy is not a tree).
Indeed, none of the equations with which clocks sˆ, tˆ, yˆ1, yˆ2 are defined have a common root: they are all defined from bˆ1
and bˆ2, which are not related. We further observe that none of the trees it is composed corresponds to a subset of equation
in the specification. Therefore, it cannot be proved weakly hierarchic in the sense of Definition 12 because it does not have
a decomposition into endochronous sub-modules. Fortunately, Property 3 can be model-checked to prove that the switch
is indeed weakly endochronous.
bˆ1
xx
x EE
E bˆ2
xx
x EE
E
[b1]xˆ1 [¬b1] [b2]xˆ2 [¬b2] sˆtˆ yˆ1 yˆ2
A methodological guideline that can be drawn from the examples of the LTTA and of the switch is that,
1. in most cases, synchronous modules are, just like the reader, writer and bus models of the LTTA, simple data-flow
functions that are designed and compiled separately, for which endochrony can easily be checked using Property 2;
2. in some cases, synchronous modules specify complex and control-dominated behavior which, if at all deterministic,
can separately be checked weakly endochronous using Property 3;
3. and, finally, the composition of synchronousmodules fromeachof the above categories can compositionally be checked
isochronous using Theorem 1.
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In a more recent article [20], we propose an alternative to Property 3 for checking modules such as the switch
weakly endochronous. It consists of a static analysis of the Signal specification that determines its minimal set of atomic
synchronization patterns (i.e. from which all its possible reaction are constructed). By using this method, it is possible to
check that the static abstraction of the switch (that which abstracts the delay equation t = s pre true by sˆ = tˆ) is indeed
weakly endochronous.
6. Related work
In synchronous design formalisms, the design of an embedded architecture is achieved by constructing an endochronous
model of the architecture and then by automatically synthesizing ad hoc synchronization protocols between the elements
of this model that will be physically distributed. This technique is called desynchronization and a thorough survey on
it is presented in [14]. In the case of Signal, automated distribution is proposed by Aubry [2]. It consists of partitioning
endochronous specifications and synthesizing inter-partition protocols to ensure preservation of endochrony.
In [15], Girault et al. propose a different approach for the synchronous languages Lustre and Esterel. It consists in
replicating the generated code of an endochronous specification and in replacing duplicated instructions by inter-partition
communications. As it uses notions of bi-simulation to safely eliminate blocks, it leads to the construction of a distributed
program that consists of endochronously connected programs. But again, distributed code generation is also driven by the
global preservation of endochrony.
In [19], the so-called property of weak endochrony is proposed. Weak endochrony supports the compositional
construction of globally asynchronous system by adhering to a global objective of weak isochrony. In [21], we propose
an analysis of Signal programs to check this property. However, we observe that it is far more costly than necessary, at least
for code generation purposes, as it requires an exhaustive state-space exploration. In [10], Dasgupta et al. also propose a
technique to synthesize delay-insensitive protocols for synchronous circuits described with Pétri Nets.
In the model of latency-insensitive protocols [7], components are denoted by the notion of pearl (‘‘intellectual property
under a shell’’). A pearl is required to satisfy an invariant of patience (which, in turn, implies endochrony [22]) and a latency-
insensitive protocolwraps the pearl with a generic client-side controller: a so-called relay station.
The relay station ensures the functional correctness of the pearl by guaranteeing the preservation of signal flows (i.e.
isochrony). It implements this function by suspending the pearl’s incoming traffic as soon as it is reported to exceed its
consumption capability. A technique proposed by Casu et al. in [9] refines this protocol to prevent unnecessary traffic
suspension by controlling traffic through pre-determined periodic schedules.
The latency-insensitive protocol is a compositional approach, and can be seen as a ‘‘black-box’’ approach, in that no
knowledge on the pearl (but its capability to be patient) is required. Just as desynchronization, Casu’s variant [9] is a ‘‘grey-
box’’ approach, where knowledge of the pearl is needed to synthesize an ad hoc controller and, at the same time, ensure
functional correctness.
Our method defines a class of process that can equally be embedded in a synchronous MoC or in an asynchronous MoC.
Therefore, it definitely relates to a larger spectrum of MoCs, such as the SDF and FSMs found in Ptolemy [6], such as Kahn
Process Networks [1], and programming paradigms, such as Shim [11]. By contrast with these, our method attempts to take
benefits from both the synchronous world, by locally ensuring the highest degree of safety for individual modules, and the
asynchronous world, by providing a similar degree of flexibility gained from global compositionality properties.
Our results based on the static method we initially proposed in [23], to which the present article adds a formal proof for
Theorem 1. The abstraction defined by the static checking criterion of Definition 12 defines a simple and effective method
to allow for large systems (consisting of many endochronous modules) to be checked weakly endochronous.
However, this abstraction or approximation comes at the cost of rejecting modules which cannot be decomposed into
endochronous sub-modules. Some of these modules may however be weakly endochronous, like the crossbar of Section 5.
Fortunately, themodel checking criterion of Property 3 can instead be used to allow for integrating suchmodules. As a result,
a method to cover the largest possible class of weakly endochronous systems would consist of:
1. checking elementary modules endochronous (using Property 2);
2. checking non-endochronous modules weakly endochronous (using Property 3); and
3. checking the composition of such modules isochronous (using Definition 2).
7. Conclusions
The clock analysis at the core of our approach shares similarities with desynchronization and latency insensitivity. It
avoids the need for any explicit suspensionmechanism thanks to the determination of precise timing relations. This yields a
cost-effective methodology for the compositional design of globally asynchronous architectures starting from synchronous
modules.
This methodology balances a trade-off between cost (of verification) and compositionality (of design). It maintains a
compositional global design objective of isochrony while preserving properties secured locally (endochrony) by checking
that composition is non-blocking. This yields an efficient approach to compositional modeling embedded architectures
which, in addition, meets actual industrial usage.
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The commercial implementation of Signal, Sildex, commercialized by TNI, is widely used for the real-time simulation of
embedded architectures starting from heterogeneous, possibly foreign, functional blocks (merely endochronous, data-flow
functions) and architecture service models (e.g. the ARINC 653 real-time operating system [13]). As an example, TNI has
developed a real-time, hardware in-the-loop, simulator of onboard electronic equipments for a car manufacturer.
Our technique efficiently reuses most of existing compilation tool-suites available for Signal in order to implement our
proposal, which justifies presenting it in sufficient details in the present article. We are currently upgrading the Polychrony
toolset, that supports the Signal specification formalism, with a simple controller-synthesis and code generation scheme
supporting the present methodology.
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